

# Designing High-Performance and Scalable Collectives for the Many-core Era: The MVAPICH2 Approach

**IXPUG '18 Presentation** 


Presenter: Jahanzeb Hashmi

S. Chakraborty, M. Bayatpour, J. Hashmi, H. Subramoni and DK Panda

The Ohio State University

E-mail: {chakraborty.52,bayatpour.1,hashmi.29,subramoni.1,panda.2}@osu.edu


### **Parallel Programming Models Overview**




- Programming models provide abstract machine models
- Models can be mapped on different types of systems
  - e.g. Distributed Shared Memory (DSM), MPI within a node, etc.
- Programming models offer various communication primitives
  - Point-to-point (between pair of processes/threads)
  - Remote Memory Access (directly access memory of another process)
  - Collectives (group communication)

#### IXPUG '18

# **Supporting Programming Models for Multi-Petaflop and Exaflop Systems: Challenges**




# **Why Collective Communication Matters?**



- HPC Advisory Council (HPCAC) MPI application profiles
- Most application profiles showed majority of time spent in collective operations
- Optimizing collective communication directly impacts scientific applications leading to accelerated scientific discovery

### Are Collective Designs in MPI ready for Manycore Era?



### Alltoall Algorithms on single KNL 7250 in Cache-mode on 64 MPI processes using MVAPICH2-2.3rc1

Why different algorithms of even a dense collective such as Alltoall do not achieve theoretical peak bandwidth offered by the system?

**Broad Challenges due to Architectural Advances** 

- Exploiting high concurrency and high bandwidth offered by modern architectures
- Designing "zero-copy" and "contention-free" Collective Communication
- Efficient hardware offloading for better overlap of communication and computation

How does MVAPICH2 as an MPI library tackles these challenges and provide optimal collective designs for emerging multi-/many-cores?


### **Overview of the MVAPICH2 Project**

- High Performance open-source MPI Library for InfiniBand, Omni-Path, Ethernet/iWARP, and RDMA over Converged Ethernet (RoCE)
  - MVAPICH (MPI-1), MVAPICH2 (MPI-2.2 and MPI-3.1), Started in 2001, First version available in 2002
  - MVAPICH2-X (MPI + PGAS), Available since 2011
  - Support for GPGPUs (MVAPICH2-GDR) and MIC (MVAPICH2-MIC), Available since 2014
  - Support for Virtualization (MVAPICH2-Virt), Available since 2015
  - Support for Energy-Awareness (MVAPICH2-EA), Available since 2015
  - Support for InfiniBand Network Analysis and Monitoring (OSU INAM) since 2015
  - Used by more than 2,875 organizations in 86 countries
  - More than 464,000 (> 0.46 million) downloads from the OSU site directly
  - Empowering many TOP500 clusters (Nov '17 ranking)
    - 1st, 10,649,600-core (Sunway TaihuLight) at National Supercomputing Center in Wuxi, China
    - 9th, 556,104 cores (Oakforest-PACS) in Japan
    - 12th, 368,928-core (Stampede2) at TACC
    - 17th, 241,108-core (Pleiades) at NASA
    - 48th, 76,032-core (Tsubame 2.5) at Tokyo Institute of Technology
  - Available with software stacks of many vendors and Linux Distros (RedHat and SuSE)
  - http://mvapich.cse.ohio-state.edu
- Empowering Top500 systems for over a decade

**16** Years & Going Strong!

# **Architecture of MVAPICH2 Software Family**

High Performance Parallel Programming Models						
Message Passing Interface	PGAS	Hybrid MPI + X				
(MPI)	(UPC, OpenSHMEM, CAF, UPC++)	(MPI + PGAS + OpenMP/Cilk)				



#### \* Upcoming

### **MVAPICH2 Software Family**

#### High-Performance Parallel Programming Libraries

MVAPICH2	Support for InfiniBand, Omni-Path, Ethernet/iWARP, and RoCE			
MVAPICH2-X	Advanced MPI features, OSU INAM, PGAS (OpenSHMEM, UPC, UPC++, and CAF), and MPI+PGAS programming models with unified communication runtime			
MVAPICH2-GDR	Optimized MPI for clusters with NVIDIA GPUs			
MVAPICH2-Virt	High-performance and scalable MPI for hypervisor and container based HPC cloud			
MVAPICH2-EA	Energy aware and High-performance MPI			
MVAPICH2-MIC	Optimized MPI for clusters with Intel KNC			
Microbenchmarks				
ОМВ	Microbenchmarks suite to evaluate MPI and PGAS (OpenSHMEM, UPC, and UPC++) libraries for CPUs and GPUs			
Tools				
OSU INAM	Network monitoring, profiling, and analysis for clusters with MPI and scheduler integration			
OEMT	Utility to measure the energy consumption of MPI applications			


# Agenda

- Exploiting high concurrency and high bandwidth offered by modern architectures for MPI collectives design
  - Point-to-point
  - Direct Shared-memory
  - Data Partitioned Multi-Leader (DPML)
- Designing "zero-copy" and "contention-free" Collective Communication
  - Contention-aware designs
  - True zero-copy collectives
- Hardware offloading for better communication and computation overlap
  - SHARP based offloaded collectives
  - CORE-Direct based Non-blocking collectives

# **Collective Designs based on Point-to-point Primitives**


- Commonly used approach in implementing collectives
- Easy to express algorithms in message passing semantics
- A naïve Broadcast could be a series of "*send*" operations from root to all the non-root processes
- Relies on the implementation of point to point primitives
- Limited by the overheads exposed by these primitives
  - Tag-matching
  - Rendezvous hand-shake

### A Naïve Example of MPI\_Bcast when using MPI\_Send/MPI\_Recv



# **Direct Shared Memory based Collectives**

- A large shared-memory region
  - Collective algorithms are realized by sharedmemory copies and synchronizations
  - Good performance for small message via exploiting cache locality
  - Avoid overheads associated with MPI point-topoint implementations
- Requires one additional copy for each transfer
- Performance degradations for large message communication
  - memcpy () is the dominant cost for large messages
- Most MPI libraries use some variant of Direct SHMEM collectives



#### **Personalized All-to-All**


Reduction collectives perform even worse with SHMEM based design because of compute + memcpy

# Data Partitioning based Multi-Leader (DPML) Designs

- Hierarchical algorithms delegate lot of computation on the *"node-leader"* 
  - Leader process responsible for inter-node reductions while intra-node nonroot processes wait for the leader
- Existing designs for MPI\_Allreduce do not take advantage of the vast parallelism available in modern multi-/many-core processors
- DPML a new solution for MPI\_Allreduce
- Takes advantage of the parallelism offered by
  - Multi-/many-core architectures
  - High throughput and high-end features offered by InfiniBand and Omni-Path
- Multiple partitions of reduction vectors for arbitrary number of leaders

M. Bayatpour, S. Chakraborty, H. Subramoni, X. Lu, and D. K. Panda, Scalable Reduction Collectives with Data Partitioning-based Multi-Leader Design, Supercomputing '17.

# Performance of DPML MPI\_Allreduce On Different Networks and Architectures



#### XEON + IB (64 Nodes, 28 PPN)

- 2X improvement of over MVAPICH2 at 256K
- Higher benefits of DPML as the message size increases


KNL + OmniPath (64 Nodes 64 PPN)

- Benefits of DPML sustained on KNL+OmniPath even at **4096** processes
- With 32K bytes, 4X improvement over MVAPICH2

**Network Based Computing Laboratory** 

IXPUG '18

# Scalability of DPML Allreduce On Stampede2-KNL (10,240 Processes)




OSU Micro Benchmark (64 PPN)

• For MPI\_Allreduce latency with 32K bytes, DPML design can reduce the latency by 2.4X

Available in MVAPICH2-X 2.3b

### **Performance Benefits of DPML AllReduce on MiniAMR Kernel**



#### KNL + Omni-Path (32 PPN)

 For MiniAMR Application with 4096 processes, DPML can reduce the latency by 2.4X on KNL + Omni-Path cluster

#### XEON + Omni-Path (28 PPN)


 On XEON + Omni-Path, with 1792 processes, DPML can reduce the latency by 1.5X


IXPUG '18

# Agenda

- Exploiting high concurrency and high bandwidth offered by modern architectures for MPI collectives design
  - Point-to-point
  - Direct Shared-memory
  - Data Partitioned Multi-Leader (DPML)
- Designing "Zero-copy" and "contention-free" Collective Communication
  - Contention-aware designs
  - True zero-copy collectives
- Hardware offloading for better communication and computation overlap
  - SHARP based offloaded collectives
  - CORE-Direct based Non-blocking collectives

### How Kernel-assisted "Zero-copy" works?





#### **Shared Memory – SHMEM**

Requires two copies No system call overhead Better for Small Messages

#### Kernel-Assisted Copy

Requires single copy System call overhead Better for Large Messages

### A Variety of Available "Zero"-Copy Mechanisms

	LiMIC	KNEM	СМА	ХРМЕМ
Permission Check	Not Supported	Supported	Supported	Supported
Availability	Kernel Module	Kernel Module	Included in Linux 3.2+	Kernel Module
memcpy() invoked at	Kernel-space	Kernel-space	Kernel-space	User-space
memcpy() granularity	Page size	Page size	Page size	Any size


### **MPI Library Support**

	LiMIC	KNEM	СМА	ХРМЕМ
MVAPICH2	$\checkmark$	х	$\checkmark$	✓ (upcoming release)
OpenMPI 2.1.0	x	$\checkmark$	$\checkmark$	V
Intel MPI 2017	x	Х	$\checkmark$	x
Cray MPI	х	х	$\checkmark$	V

### Cross Memory Attach(CMA) is widely supported kernel-assisted mechanism

# **Direct Kernel-assisted (CMA-based) Collectives**


- Direct algorithm designs based on kernelassisted zero-copy mechanism
  - "Map" application buffer pages inside kernel
  - Issue "Put" or "Get" operations directly on the application buffers
- Good performance for large messages
  - Avoid unnecessary copy overheads of SHMEM
- Performance depends on the <u>communication</u> <u>pattern</u> of the collective primitive
- Does not offer "zero-copy" for Reduction Collectives



#### CMA based Personalized All-to-All

What about contention?

### **Impact of Collective Communication Pattern on CMA Collectives**




1K 4K 16K 64K 256K 1M 4M Message Size

All-to-All – Good Scalability




1K 4K 16K 64K 256K 1M 4M Message Size




1K 4K 16K 64K 256K 1M 4M Message Size

#### **One-to-All – Poor Scalability**




#### **One-to-All - Poor Scalability**



Network Based Computing Laboratory

IXPUG '18

### **Contention-aware CMA Collective**




- Up to 5x and 2x improvement for MPI\_Scatter and MPI\_Bcast on KNL
  - For Bcast, improvements obtained for large messages only (p-1 copies with CMA, p copies with Shared memory)
- AlltoAll Large message performance bound by system bandwidth (5%-20% improvement)
- Fallback to SHMEM for small messages

S. Chakraborty, H. Subramoni, and D. K. Panda, Contention Aware Kernel-Assisted MPI Collectives for Multi/Many-core Systems, IEEE

Cluster '17, BEST Paper Finalist IXPUG '18

### Multi-Node Scalability Using Two-Level Algorithms



- Significantly faster intra-node communication
- New two-level collective designs can be composed
- 4x-17x improvement in 8 node Scatter and Gather compared to default MVAPICH2

Can we have zero-copy "Reduction" collectives with this approach?

Do you see the problem here???

- 1. Contention "avoidance" Not removal
- 2. Reduction requires extra copies

# **Shared Address Space (XPMEM-based) Collectives**

- Offload Reduction computation and communication to peer MPI ranks
  - Every Peer has direct "load/store" access to other peer's buffers
  - Multiple pseudo roots independently carry-out reductions for intra-and inter-node
  - Directly put reduced data into root's receive buffer
- <u>*True "Zero-copy"*</u> design for Allreduce and Reduce
  - No copies require during the entire duration of Reduction operation
  - Scalable to multiple nodes
- Zero contention overheads as memory copies happen in <u>"user-space"</u>

J. Hashmi, S. Chakraborty, M. Bayatpour, H. Subramoni, and D. Panda, Designing Efficient Shared Address Space Reduction Collectives for Multi-/Many-cores, International Parallel & Distributed Processing Symposium (IPDPS '18), May 2018.

#### **Shared Address Space (XPMEM)-based Collectives Design** OSU Reduce (Broadwell 256 procs) **OSU Allreduce (Broadwell 256 procs)** 100000 - MVAPICH2 - - MVAPICH2 100000 Intel MPI Intel MPI 10000 10000 -x-MVAPICH2-XPMEM -x-MVAPICH2-XPMEM -atency (us) 1000 L000 10 50% 100

10 1 16K 32K 128K 256K 512K 2M 64K 1M 4M 16K 32K 128K 256K 512K 1M 2M 64K Message Size Message Size

- "<u>Shared Address Space</u>"-based true <u>zero-copy</u> Reduction collective designs in MVAPICH2
- Offloaded computation/communication to peers ranks in reduction collective operation
- Up to **4X** improvement for 4MB Reduce and up to **1.8X** improvement for 4M AllReduce


Will be available in upcoming MVAPICH2-X release

#### Network Based Computing Laboratory

#### IXPUG '18

4M


# **Application-Level Benefits of XPMEM-Based Collectives**



- Up to **20%** benefits over IMPI for CNTK DNN training using AllReduce
- Up to **27%** benefits over IMPI and up to **15%** improvement over MVAPICH2 for MiniAMR application kernel

# Agenda


- Exploiting high concurrency and high bandwidth offered by modern architectures for MPI collectives design
  - Point-to-point
  - Direct Shared-memory
  - Data Partitioned Multi-Leader (DPML)
- Designing "zero-copy" and "contention-free" Collective Communication
  - Contention-aware designs
  - True zero-copy collectives
- Hardware offloading for better communication and computation overlap
  - SHARP based offloaded collectives
  - CORE-Direct based Non-blocking collectives



- Application processes schedule collective operation
- Check periodically if operation is complete
- Overlap of computation and communication => Better Performance
- Catch: Who will progress communication

# **Offloading with Scalable Hierarchical Aggregation Protocol (SHArP)**


- Management and execution of MPI operations in the network by using SHArP
  - Manipulation of data while it is being transferred in the switch network
- SHArP provides an abstraction to realize the reduction operation
  - Defines Aggregation Nodes (AN), Aggregation Tree, and Aggregation Groups
  - AN logic is implemented as an InfiniBand Target Channel Adapter (TCA) integrated into the switch ASIC \*
  - Uses RC for communication between ANs and between AN and hosts in the Aggregation Tree \*



Logical SHArP Tree\*

<u>\* Bloch et al. Scalable Hierarchical Aggregation Protocol (SHArP): A Hardware Architecture for Efficient Data Reduction</u> Network Based Computing Laboratory IXPUG '18


### SHArP based blocking Allreduce Collective Designs in MVAPICH2



M. Bayatpour, S. Chakraborty, H. Subramoni, X. Lu, and D. K. Panda, Scalable Reduction Collectives with Data Partitioning-based Multi-Leader Design, SuperComputing '17.

#### SHArP Support is available since MVAPICH2 2.3a

### **Performance of NUMA-aware SHArP Design on XEON + IB Cluster**



#### OSU Micro Benchmark (16 Nodes, 28 PPN)

HPCG (16 nodes, 28 PPN)


- As the message size decreases, the benefits of using Socket-based design increases
- NUMA-aware design can reduce the latency by up to 23% for DDOT phase of HPCG and up to 40% for micro-benchmarks

Network Based Computing Laboratory

#### **IXPUG '18**

# **SHArP based Non-Blocking Allreduce in MVAPICH2**

**MPI\_Iallreduce Benchmark** 



- Complete offload of Allreduce collective operation to "Switch"
  - o higher overlap of communication and computation

#### Available since MVAPICH2 2.3a


\*PPN: Processes Per Node

# NIC offload based Non-blocking Collectives using CORE-Direct

- Mellanox CORE-Direct technology allows for offloading the collective communication to the network adapter
- MVAPICH2 supports CORE-Direct based offloading of nonblocking collectives
  - Covers all the non-blocking collectives
  - Enabled by configure and runtime parameters
- CORE-Direct based MPI\_Ibcast design improves the performance of High Performance Linpack (HPL) benchmark

### Available since MVAPICH2-X 2.2a

# **Co-designing HPL with Core-Direct and Performance Benefits**



#### **HPL Performance Comparison with 512 Processes**

HPL-Offload consistently offers higher throughput than HPL-1ring and HPL-Host. Improves peak throughput by up to 4.5 % for large problem sizes HPL-Offload surpasses the peak throughput of HPL-1ring with significantly smaller problem sizes and run-times!

K. Kandalla, H. Subramoni, J. Vienne, S. Pai Raikar, K. Tomko, S. Sur, and D K Panda, Designing Non-blocking Broadcast with Collective Offload on InfiniBand Clusters: A Case Study with HPL, (HOTI 2011)

Network Based Computing Laboratory

**IXPUG '18** 

# **Concluding Remarks**

- Many-core nodes will be the foundation blocks for emerging Exascale systems
- Communication mechanisms and runtimes need to be <u>re-designed</u> to take advantage of the <u>high concurrency</u> offered by manycores
- Presented a set of <u>novel designs</u> for <u>collective communication</u> primitives in MPI that <u>address several challenges</u>
- Demonstrated the <u>performance benefits</u> of our proposed designs under a variety of <u>multi-/many-cores and high-speed networks</u>
- Some of these designs are already available in MVAPICH2 libraries
- The new designs will be available in upcoming MVAPICH2 libraries

# **Thank You!**

hashmi.29@osu.edu



### Network-Based Computing Laboratory http://nowlab.cse.ohio-state.edu/



The High-Performance MPI/PGAS Project http://mvapich.cse.ohio-state.edu/



High-Performance Big Data

The High-Performance Big Data Project http://hibd.cse.ohio-state.edu/



The High-Performance Deep Learning Project <u>http://hidl.cse.ohio-state.edu/</u>

#### **Network Based Computing Laboratory**

**IXPUG'18**